general description the DS4100H is a low-jitter 100mhz clock oscillatorwith a high-speed current steering logic (hcsl) output. it combines an at-cut crystal, an oscillator, and a low- noise phase-locked loop (pll) in a 5mm by 3.2mm ceramic package. typical phase jitter is 0.9ps rms from 12khz to 20mhz. the device operates from a single+3.3v supply. applications pci express features ? 100mhz output frequency ? 3.3v ?% operating voltage ? hcsl output ? phase jitter (rms): 0.9ps typical ? ?9ppm frequency stability over voltage,temperature, 10 years of aging ? output-enable (oe) control input ? 5mm x 3.2mm x 1.49mm ceramic package (lccc) ? pb free/rohs compliant DS4100H 100mhz hcsl clock oscillator ________________________________________________________________ maxim integrated products 1 12 3 65 4 top view oe rref n.c. *ep *exposed pad n.c. n.c. n.c. gnd v cc outnoutp + (5.00mm 3.20mm 1.49mm) DS4100H pin configuration ordering information 3.3v v cc gnd oe outp outn rref DS4100H r s r s 475 1% r t r t pci express load or connector typical operating circuit rev 1; 4/08 for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. + denotes a lead(pb)-free package. the lead finish is jesd97 category e4 (au over ni) and is compatible with both lead-based and lead-free soldering processes. pci express is a registered trademark of pci-sig corp. part temp range pin-package top mark DS4100H+ -40 c to +85 c 10 lccc 10h downloaded from: http:///
DS4100H 100mhz hcsl clock oscillator 2 _______________________________________________________________________________________ absolute maximum ratings electrical characteristics(v cc = 3.135v to 3.465v, t a = -40? to +85?. typical values are at v cc = +3.3v and t a = +25?, unless otherwise noted.) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. power-supply voltage (v cc ) .......................................-0.3v, +4v continuous power dissipation (t a = +70 c) ...................280mw operating temperature range ...........................-40 c to +85 c junction temperature ......................................................+150 c storage temperature range ...............................-40 c to +85 c soldering temperature profile (3 passes max) .......................................................refer to the ipc/jedec j-std-020 specification. parameter symbol conditions min typ max units supply voltage v cc (note 1) 3.135 3.300 3.465 v supply current i cc oe = v ih , figure 2 71 85 ma input high voltage (oe) v ih (note 1) 2.0 v cc v input low voltage (oe) v il (note 1) 0 0.8 v input leakage current (oe) i in gnd oe v cc -55 +10 a hcsl outputs (outp, outn) output high current i oh 475 resistor connected between rref and gnd, v outn or v outp = 1.2v, v cc = 3.3v 5% 12.25 13.92 15.59 ma output high voltage v oh r s = 0 , r t = 50 (notes 1, 2) 612.5 696.0 779.5 mv output low voltage v ol r s = 0 , r t = 50 (notes 1, 2) 0 50 mv output leakage high current i_ leakh v oe = 0; v outn , v outp = v cc -10 +10 a output leakage low current i_ leakl v oe = 0; v outn , v outp = 0 -10 +10 a output resistance r o measure current out of outn pin at v outn = 0.5v and 1.0v; r o = 0.5 / i 0.5 - i 1.0 3000 crossover voltage v cross measure crossing voltage at outp and outn (notes 1, 2, and 3) (50% x v oh ) 5% mv output rise time t r 20% to 80%, cl = 2pf 175 700 ps output fall time t f 80% to 20%, cl = 2pf 175 700 ps overshoot v over measure overshoot voltage at outp and outn (notes 1, 2, and 3) v oh + 0.2v v undershoot v under measure undershoot voltage at outp and outn (notes 1, 2, and 3) -0.2 v output-enable time to low level t pzl figure 3 (note 4) 200 ns output-enable time to high level t pzh figure 3 (note 5) 200 ns downloaded from: http:///
DS4100H 100mhz hcsl clock oscillator _______________________________________________________________________________________ 3 note 1: all voltages are referenced to ground. note 2: with 50 load to ground on each output pin. note 3: guaranteed by design and not production tested. note 4: t pzl is defined as the time at which voe = 1.0v on the rising edge of oe to the time at which v outp or v outn = 0.1v oh on the falling edge of outp or outn. note 5: t pzh is defined as the time at which the voltage on the rising edge of oe is equal to 1.0v to the time at which v outp or v outn = 0.9v oh on the rising edge of v outp or v outn . note 6: t pz is defined as the time at which voe = 1.0v on the falling edge of oe to the time at which both v outp and v outn are less than 0.1v oh . note 7: frequency stability is calculated as: ? f total = ? f temp + ? f vcc x 0.165 + ? f load + ? f aging . note 8: measured with 50mv p-p sinusoidal signal on the supply from 10khz to 1mhz. note 9: including oscillator startup time and pll acquisition time measured after v cc reaches 3.0v from power-on. electrical characteristics (continued)(v cc = 3.135v to 3.465v, t a = -40? to +85?. typical values are at v cc = +3.3v and t a = +25?, unless otherwise noted.) parameter symbol conditions min typ max units output disable time t pz figure 3 (note 6) 10 ns clock output as measured at outp with respect to outn clock output f out 100 mhz frequency stability total f / f o over temperature range, aging, load, and supply (note 7) -39 +39 ppm initial frequency tolerance f _tol v cc = 3.3v, t a = +25 c 15 ppm frequency stability vs. temperature f / f o | t a v cc = 3.3v -30 +30 ppm frequency stability vs. v cc f / f o | v v cc = 3.3v 5% -3 +3 ppm/v frequency stability vs. load f / f o | load 10% variation in termination resistance 1 ppm aging (10 years) f aging -7 +7 ppm phase jitter (rms) pj rms 12khz to 20mhz 0.9 ps 10khz 3.0 100khz 27 200khz 15 accumulated deterministic jitter due to power-supply noise (note 8) dj pn,p-p 1mhz 7.0 ps rise and fall time mismatching 20% to 80%; cl = 2pf; figure 2; 2 x (t r - t f ) / (t r + t f ) 20 % duty cycle t dc measure at outp and outn, figure 2 45 55 % oscillation startup time (note 9) 3 ms 100hz -90.0 1khz -112 10khz -115 100khz -123 1mhz -142 clock output ssb phase noise 10mhz -147 dbc/ hz downloaded from: http:///
DS4100H 100mhz hcsl clock oscillator 4 _______________________________________________________________________________________ typical operating characteristics (v cc = +3.3v, t a = +25?, unless otherwise noted.) frequency vs. temperature DS4100H toc01 temperature ( c) f out deviation (ppm) 60 40 20 0 -20 -10 -5 0 5 10 15 -15 -40 80 clock output vs. supply voltage DS4100H toc02 v cc (v) f out deviation from v cc = 3.3v (ppm) 3.410 3.355 3.190 3.245 3.300 -0.8 -0.5 -0.3 0.0 0.3 0.5 0.8 1.0 -1.0 3.135 3.465 supply current vs. supply voltage DS4100H toc03 v cc (v) f out deviation from v cc = 3.3v (ppm) 3.410 3.355 3.300 3.245 3.190 55.0 60.0 65.0 70.0 75.050.0 3.135 3.465 DS4100H oscillator amplifier loop filter counter n v cc oe rref outpoutn counter m output buffer current adjust pfd vco gnd figure 1. functional diagram downloaded from: http:///
DS4100H 100mhz hcsl clock oscillator _______________________________________________________________________________________ 5 pin description pin name function 1 oe output enable. on-chip pullup resistor. if connected to logic-hi gh or left open, the clock output is enabled. if connected to logic-low, the output is three-stated. 2 rref connect a 475 1% resistor from rref to ground. 3 gnd ground 4 outp positive clock output. requires a series resistor and a p ulldown resistor. 5 outn negative clock output. requires a series resistor and a pulld own resister. 6 v cc +3.3v supply input. device power can range from 3.135v to 3.465v. 7C10 n.c. no connection ep exposed paddle. do not connect this pad or place exposed m etal under the pad. output buffer receiver r s z0 cl z0 = 50 , 35in length r t r t r t = 50 r s outp outn r s = 0 for test, 0 to 33 to minimize ringing in application. cl = simulates receiver input capacitance for test only. outp outn z0 cl cl = 2pf figure 2. typical termination for hcsl driver and test conditions oe outp t pzh t pz 0.7 x v cc 0.3 x v cc gndgnd outn t pzl figure 3. hcsl output timing diagram when oe is enabled and disabled downloaded from: http:///
DS4100H 100mhz hcsl clock oscillator 6 _______________________________________________________________________________________ detailed description the DS4100H is a low-jitter hcsl 100mhz clock oscilla-tor. it combines an at-cut crystal, an oscillator, and a low-noise pll in a 5mm by 3.2mm ceramic package. the typical phase jitter is 0.9ps rms from 12khz to 20mhz. the device operates from a single +3.3v supply. pll the pll generates a 1.6ghz high-speed clock signalbased on the 25mhz crystal oscillator output. clock- divider circuit m generates the output clock by scaling the vco output frequency. clock-divider circuit n applies a scaled version of the output clock signal to the phase/frequency detector (pfd) circuit. output drivers the DS4100H is available with hcsl output buffers.when not needed, the output buffers can be disabled by driving the oe input to a logic-low. oe has an inter- nal pullup resistor so that, if oe is left open, the outputs are enabled by default. when disabled, the output buffer goes to a high-impedance state. chip information transistor count: 2850substrate connected to ground process: bipolar sige thermal information theta-ja (c/w) 90 package type package code document no. 10 lccc l1053+h2 21-0389 package information for the latest package outline information and land patterns, goto www.maxim-ic.com/packages . downloaded from: http:///
DS4100H 100mhz hcsl clock oscillator maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circuit patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 _____________________ 7 2008 maxim integrated products maxim is a registered trademark of maxim integrated products, inc. revision history revision number revision date description pages changed 0 11/07 initial release. in the electrical characteristics table, added the typical supply current va lue of 71ma; corrected the units for the clock phase noise parameter from ps to dbc/hz. 2, 3 1 4/08 in the pin description, changed the exposed pad description to indicate that it should not be connected and to avoid placing exposed metal under the pad location. 5 downloaded from: http:///
|
